Multilevel Voltage Space Phasor Generation for an Open-end Winding Induction Motor Drive

K.C. Sekhar, Member, IEEE and G.T. Ram Das, Member, IEEE

Abstract — A topology for multilevel voltage space phasor generation for an open-end winding induction motor drive is presented in this paper. The open-end winding induction motor is fed from both ends by two 3-level inverters. Each 3-level inverter is formed by cascading two 2-level inverters. This results in voltage space phasor levels equivalent to a conventional 8-level inverter. The proposed 8-level inverter configuration requires lesser number of switching devices as compared to conventional 8-level inverter scheme. Compared to the H-bridge topology, the proposed scheme uses a lower number of power supplies. In the multilevel carrier-based Sinusoidal Pulse Width Modulation (SPWM), used for the proposed drive, a progressive discrete DC bias depending on the speed range is given to the reference wave so that the drive can operate in the i-level modes (i=2, 3, …8) depending on the speed range. The inverter with the higher DC-link voltage is switching less frequently, compared to the inverter with the lower DC-link voltage.

Index Terms — Multilevel inversion, open-end winding Induction motor drive

I. INTRODUCTION

Multilevel converters have found increased relevance in the area of high power high voltage applications. The high power drive systems fed from multi-level inverters of higher levels, with lesser power circuit complexity and costs, are the centre of attraction from the industrial sector. Different multilevel topologies are proposed and studied extensively for drive applications as well as utility applications [1]–[9]. As the number of levels increases, the output waveform has more steps of smaller voltage resulting in a more regular (near to sinusoidal) waveform. This result in the output voltage with less harmonic distortion [4] and thus the operating frequencies can be reduced for multilevel inverters as compared to 2-level inverters. In a multilevel topology, the switching devices are switched at reduced voltage, resulting in reduced \(\frac{dv}{dt}\) [4]. The multilevel inverters can be grouped into four main groups: Diode clamped or neutral point clamped inverter configurations, H-bridge cascaded configurations, flying capacitor topologies and multilevel inverter configurations obtained with feeding induction motor from both sides [5]–[9]. The open-end winding induction motor fed from both sides by two 3-level inverters, with symmetrical DC links, generates the voltage space vectors similar to conventional NPC 5-level inverter [7].

Higher-level voltage waveforms can be synthesized if the individual inverters are supplied with unequal DC link voltages [10]–[12]. The 7-level inverter scheme, using asymmetric DC link voltages, presented in [9]–[14], requires six isolated power supplies. A multilevel system that is capable of realizing a PWM waveform ranging from 2-level to 8-level is described in [15], which requires only four isolated power supplies. The scheme [15]
uses an open-end winding induction motor, supplied by two 3-level inverters. Each 3-level inverter is a cascaded combination of two 2-level inverters [8]. The waveforms in [15] were obtained by switching the appropriate space vector combination using the look-up table. It is a formidable and cumbersome proposition to switch appropriate space vector combinations using look-up table approach.

In the present work, a multilevel carrier based PWM is implemented for the inverter system proposed in [15] where a progressive discrete DC-bias is given to the reference wave depending upon the speed range and this results in reduced inverter switchings. The inverter with the higher DC-link voltage is switching less frequently compared to the inverter with lower DC-link voltage. This multilevel carrier based PWM eliminates the use of look-up approach to switch the appropriate space vector combination as in [15].

II. PROPOSED POWER CIRCUIT CONFIGURATION

The structure of the proposed drive for open-end winding induction motor is shown in Fig. 1. In this circuit configuration, an open-end winding induction motor is fed by two 3-level inverters, ‘inverter A’ and ‘inverter B’ from both ends. The 3-level inverters are realized by cascading two 2-level inverters. The ‘inverter A’ is formed by cascading 2-level inverters ‘inverter-1’ & ‘inverter-2’. These 2-level inverters have separate DC supplies of (3/7)V_{dc} and (2/7)V_{dc}. The ‘inverter B’ is formed by cascading 2-level inverters ‘inverter-3’ & ‘inverter-4’ each having separate DC supply (1/7)V_{dc}. Where V_{dc} is the DC-link voltage of an equivalent conventional single 2-level inverter drive.

For ‘inverter A’, let V_{A2o}, V_{B2o} and V_{C2o} represent pole voltages of A, B and C phases respectively, referred to the point ‘O’ (Fig.1). The two switches forming each leg of the 2-level inverters ‘inverter-1’ (referred as top inverter of ‘inverter A’) and ‘inverter-2’ (referred as bottom inverter) are switched in complementary manner. The pole voltages V_{A2o}, V_{B2o} and V_{C2o} of ‘inverter A’ can realize three levels 0, (2/7)V_{dc} and (5/7)V_{dc}. When S_{21} is turned on, the A-phase pole voltage V_{A2o} becomes zero as the point A2 is connected to ‘O’. Pole voltage on A-phase leg could reach a level of (5/7)V_{dc} when S_{11} and S_{12} are turned on and pole voltage attains (2/7)V_{dc} when S_{14} and S_{21} are turned on. Inverter-B is also a 3-level inverter of the same topology as ‘inverter A’, realize by cascading the 2-level inverters ‘inverter-3’ and ‘inverter-4’. Its pole voltages with respect to the point ‘O’ viz, V_{A4o}, V_{B4o} and V_{C4o} can independently realize three levels of 0, (1/7)V_{dc} and (2/7)V_{dc}, when similar switching as in the case of ‘inverter A’ is used. When these two 3-level inverters drive the induction motor from both sides each phase of the induction motor can attain eight different levels. To find the equivalent levels when ‘inverter A’ and ‘inverter B’ are switched independently, the point ‘O’ and ‘O’ are assumed to be connected. The different levels, generated for A-phase when ‘inverter A’ and ‘inverter B’ are switched with different pole voltage levels are shown in Table-I.

It can be verified that all the other phases also can realize these eight levels. It can be seen that the first levels – (2/7)V_{dc}, – (1/7)V_{dc} and 0 (L1, L2, L3) are obtained when ‘inverter A’ is clamped to zero while ‘inverter B’ is switched to (2/7)V_{dc}, (1/7)V_{dc} and 0. For the fourth and fifth levels (L4, L5) ‘inverter A’ is clamped to its second level (2/7)V_{dc}, while
‘inverter B’ is switched to \((1/7)V_{dc}\) and 0. For the sixth, seventh and eighth levels ‘inverter A’ can be clamped to its third level \((5/7)V_{dc}\) while ‘inverter B’ to \((2/7)V_{dc}\), \((1/7)V_{dc}\) and 0. Hence the ‘inverter A’ is switched less frequently as the inverter operates in all these levels.

\[
\text{TABLE I}
\]

<table>
<thead>
<tr>
<th>Pole-voltage of Inverter A ((V_{A2O}))</th>
<th>Pole-voltage of Inverter B ((V_{A4O'}))</th>
<th>Motor phase voltage (V_{A2A4} = V_{A2O} - V_{A4O'})</th>
<th>Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ((2/7)V_{dc})</td>
<td>(-(2/7)V_{dc})</td>
<td>(V_{A2A4})</td>
<td>L1</td>
</tr>
<tr>
<td>0 ((1/7)V_{dc})</td>
<td>(-(1/7)V_{dc})</td>
<td>(V_{A2A4})</td>
<td>L2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>(V_{A2A4})</td>
<td>L3</td>
</tr>
<tr>
<td>((2/7)V_{dc})</td>
<td>((1/7)V_{dc})</td>
<td>((1/7)V_{dc})</td>
<td>L4</td>
</tr>
<tr>
<td>((2/7)V_{dc})</td>
<td>0</td>
<td>((2/7)V_{dc})</td>
<td>L5</td>
</tr>
<tr>
<td>((5/7)V_{dc})</td>
<td>((2/7)V_{dc})</td>
<td>((3/7)V_{dc})</td>
<td>L6</td>
</tr>
<tr>
<td>((5/7)V_{dc})</td>
<td>((1/7)V_{dc})</td>
<td>((4/7)V_{dc})</td>
<td>L7</td>
</tr>
<tr>
<td>((5/7)V_{dc})</td>
<td>0</td>
<td>((5/7)V_{dc})</td>
<td>L8</td>
</tr>
</tbody>
</table>

It may be noted that when the bottom switch in a leg of the bottom inverters (inverter-2 or inverter-4) is ON, taking the machine winding end to O or O, the top switch of top inverter in the same leg could be ON or OFF. But if the top switch of the top inverter (inverter-1 or inverter-4) is also made ON, the top switch of the bottom inverter would have to block twice DC link voltage [i.e. \((5/7)V_{dc}\) for ‘inverter A’, \((2/7)V_{dc}\) for ‘inverter B’]. So whenever the bottom switch in any leg of the bottom inverter is ON, the top switch in the same leg of the top inverter is kept OFF.

The condition to be forced on the top switches of the inverters to realize these 8-levels in the A-phase is shown in the Table-II. The state of the bottom switch is complementary to the condition of the top switch in the same leg. The bottom switches of the bottom inverter of ‘inverter A’ (inverter-2) have to be rated for \((5/7)V_{dc}\) as they will have to block \((5/7)V_{dc}\) when the top switches of inverter-1 and inverter-2 are switched on. The bottom switches of the bottom inverter of ‘inverter B’ (inverter-4), have to be rated for \((2/7)V_{dc}\) as they will have to block \((2/7)V_{dc}\), when the top switches of ‘inverter-3’ are switched ON.

\[
\text{TABLE II}
\]

<table>
<thead>
<tr>
<th>Level in A-phase</th>
<th>Voltage</th>
<th>Inver-1</th>
<th>Inver-2</th>
<th>Inver-3</th>
<th>Inver-4</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>(-(2/7)V_{dc})</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>L2</td>
<td>(-(1/7)V_{dc})</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>L3</td>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>L4</td>
<td>((2/7)V_{dc})</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>L5</td>
<td>((3/7)V_{dc})</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>L6</td>
<td>((4/7)V_{dc})</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>L7</td>
<td>((5/7)V_{dc})</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

This 8-level topology does not need the clamping diodes as in the case of neutral-point clamped inverters. The DC-link capacitors do not carry the load current and hence the neutral-point fluctuations are absent. When compared with the series-connected H-bridge, it uses the less number of switching devices and DC-sources. The 7-level inverter configuration has further been improvised to yield an 8-level operation would results in a better waveform with lower THD.

III. VOLTAGE SPACE PHASORS OF PROPOSED SCHEME

The combined effect of three voltages in the three 120 degree separated phase winding of the induction motor at any instant, could be represented by an equivalent vector in space. This space vector \(V_s\) for the dual inverter scheme is given by

\[
V_s = V_{A2A4} + V_{B2B4} \cdot e^{j(2\pi/3)} + V_{C2C4} \cdot e^{j(4\pi/3)}. \quad (1)
\]

Substituting expressions for the phase voltages in the above equation gives

\[
V_s = (V_{A2O} - V_{A4O'}) + (V_{B2O} - V_{B4O'}) \cdot e^{j(2\pi/3)} + (V_{C2O} - V_{C4O'}) \cdot e^{j(4\pi/3)}. \quad (2)
\]
This equivalent vector can be determined by resolving the phase voltages along two mutually perpendicular axes, \( \alpha \)-\( \beta \) axes of which \( \alpha \) is along the A-phase (Fig. 2). The space vector is then given by

\[
V_s = V_s (\alpha) + jV_s (\beta) \tag{3}
\]

Where \( V_s (\alpha) \) is the sum of all components of \( V_{A2A4}, V_{B2B4} \) and \( V_{C2C4} \) along the ‘\( \alpha \)’ axis and \( V_s (\beta) \) is the sum of the components \( V_{A2A4}, V_{B2B4} \) and \( V_{C2C4} \) along the ‘\( \beta \)’ axis. The voltage components \( V_s (\alpha) \) and \( V_s (\beta) \) can be thus obtained by the following transformation:

\[
\begin{bmatrix}
V_s (\alpha) \\
V_s (\beta)
\end{bmatrix} =
\begin{bmatrix}
1 & -\frac{1}{2} & -\frac{1}{2} \\
0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2}
\end{bmatrix}
\begin{bmatrix}
V_{A2A4} \\
V_{B2B4} \\
V_{C2C4}
\end{bmatrix} \tag{6}
\]

Substituting expressions for the phase voltages in the above equation gives

\[
\begin{bmatrix}
V_s (\alpha) \\
V_s (\beta)
\end{bmatrix} =
\begin{bmatrix}
1 & -\frac{1}{2} & -\frac{1}{2} \\
0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2}
\end{bmatrix}
\begin{bmatrix}
V_{A2O} - V_{A4O'}
V_{B2O} - V_{B4O'}
V_{C2O} - V_{C4O'}
\end{bmatrix} \tag{7}
\]

The inverters can take different levels of pole voltages independently in the three phases depending upon the condition of the inverter switches and for each of the different combination of their pole voltages, \( V_{A2O}, V_{B2O} \) and \( V_{C2O} \) for the ‘inverter A’ and \( V_{A4O'}, V_{B4O'} \) and \( V_{C4O'} \) for the ‘inverter B’. The equivalent voltage space phasor \( V_s \), can be determined using equations (3) and (7). All the space phasors can be determined for all the possible combinations of the pole voltages of the two inverters. They will occupy different locations as shown in Fig. 3, where the location marked ‘1’ is the location of the zero amplitude space vector. There are in total 169 locations forming 294 sectors in the space vector point of view. The maximum amplitude of the space phasor generated can be verified to be \( V_{dc} \).

A. Effect of Common-Mode Voltage in Space Phasor Locations

In the above analysis for deriving the different levels and the space phasor locations, the points O and O’ were assumed to be connected. When these points are not connected (as in the proposed drive Fig. 1), the actual phase voltages are

\[
\begin{align*}
V_{A2A4} &= V_{A2O} - V_{A4O'} - V_{O'O} \tag{8} \\
V_{B2B4} &= V_{B2O} - V_{B4O'} - V_{O'O} \tag{9} \\
V_{C2C4} &= V_{C2O} - V_{C4O'} - V_{O'O} \tag{10} \\
V_{O'O} &= \frac{1}{3} (V_{A2O} + V_{B2O} + V_{C2O}) - \frac{1}{3} (V_{A4O'} + V_{B4O'} + V_{C4O'}) \tag{11}
\end{align*}
\]

Substituting these expressions for the phase voltages in (1)

\[
V_s = (V_{A2O} - V_{A4O'} - V_{O'O})_e^{j(2\pi/3)} + (V_{B2O} - V_{B4O'} - V_{O'O})_e^{j(4\pi/3)} + (V_{C2O} - V_{C4O'} - V_{O'O})_e^{j(2\pi/3)}
\]

\[
= (V_{A2O} - V_{A4O'}) + (V_{B2O} - V_{B4O'})_e^{j(2\pi/3)}
\]
\[ + (V_{C2O} - V_{C4O}) \cdot e^{j(4\pi/3)} \]
\[ - (V_{O'O} + V_{O'O} \cdot e^{j(2\pi/3)} + V_{O'O} \cdot e^{j(4\pi/3)}) \]  
(12)

In this equation
\[ (V_{O'O} + V_{O'O} \cdot e^{j(2\pi/3)} + V_{O'O} \cdot e^{j(4\pi/3)}) \]
\[ = V_{O'O} \cdot \frac{1}{2} V_{O'O} - \frac{1}{2} V_{O'O} = 0 \]  
(13)

and the equation then reduces to
\[ V_s = (V_{A2O} - V_{A4O}) + (V_{B2O} - V_{B4O}) \cdot e^{j(2\pi/3)} \]
\[ + (V_{C2O} - V_{C4O}) \cdot e^{j(4\pi/3)} \]  
(14)

This equation is the same as that derived earlier (2), assuming that points O and O’ were connected. Hence the above analysis shows that the common-mode present between points O and O’ does not change the space phasor locations. This common-mode voltage will result only in the multiplicity of space phasors in different locations, and the system with isolated O and O’ points generates the same voltage-space phasors.

![Fig. 3. The voltage space phasor locations for the proposed drive 169 locations forming 294 triangular sections equivalent to a 8-level Inverter.](image)

**IV. MODULATION SCHEME FOR THE PROPOSED INVERTER**

Multilevel carrier based SPWM is used for the proposed inverter scheme. The multilevel carrier based PWM for an N-level inverter uses a set of N-1 adjacent level shifted triangular carrier waves with the amplitude and frequency. If reference wave has peak amplitude \( V_m^* \) and frequency \( f_m \), the modulation index is defined with reference to a triangular wave of peak-to-peak amplitude of \( V_C \) (N-1) as
\[ M_a = \frac{2V_m^*}{V_C (N-1)}. \]  
(15)

For the 8-level inverter drive structure, 7 triangular waves C1 to C7, with peak-to-peak amplitude of \( V_C \) are used, as shown in Fig.4(a). The peak-to-peak amplitude of each carrier is \( V_C = (1/7)V_{max} \), where \( V_{max} \) is the maximum value possible for the modulating signal. These seven carriers divide the entire range of modulating signal to eight regions R1 to R8, R1 being the region below the lowest carrier C1 and R8 the region above the highest carrier C7. The regions between these two carriers are referred as R2 to R7. When the modulating signal is in a particular region a corresponding voltage level is applied across the motor phase winding as assigned below:
\[ R1 => -(2/7)V_{dc}; \quad R2 => -(1/7)V_{dc}; \quad R3 => 0; \quad R4 \]
\[ => (1/7)V_{dc}; \quad R5 => (2/7)V_{dc}; \quad R6 => (3/7)V_{dc}; \quad R7 \]
\[ => (4/7)V_{dc}; \quad R8 => (5/7)V_{dc}; \]  
(16)

Three 120-degree phase shifted sinusoids with 20% third harmonics content are used as the reference waves for the proposed carrier based SPWM. The addition of third harmonic content increases the maximum fundamental voltage amplitude that can be generated using the SPWM scheme. These reference waves are continuously compared with the carrier set to determine the region (R1, R2...R8) in which the instantaneous value of the reference wave exists. This comparison is performed simultaneously for all the three phases.

Control signals for the two inverters then can be generated such that the appropriate devices are switched to realize the particular level in a particular phase depending upon the region. It may be noted that the proposed inverter can realize the even numbered levels also, and can start with the 2-level operation and progressively move to the 3-level, 4-level, 5-level, 6-level, 7-level and to the 8-level
operation as the modulation index increases. For low modulation index such that \( V_m^* \leq V_c/2 \) where \( V_m^* \) is the peak value of the modulating signal. The modulating signal at different instants could be in one of the eight regions R1, R2, R3, R4, R5, R6, R7 or R8. To realize the eight levels associated with these regions (equation 16), both inverters ‘inverter-A’ and ‘inverter-B’ would be switching (Table-II). If the reference wave is placed at the middle of the lowest carrier \( C1 \) as Fig.4(b), the modulating signal exists only in two regions R1 or R2 and it will result in only two levels L1 (-2/7 \( V_{dc} \)) and L2 (-1/7 \( V_{dc} \)). In this case the switching losses are only due to ‘inverter-B’.

When the modulating index increases such that \( V_c/2 \leq V_m^* \leq V_c \), an additional DC bias of \( V_c/2 \) is given to the reference wave such that it is at the middle of the two lower carriers \( C1 \) and \( C2 \) and results in 3-level operation (Fig.4(c)). A similar progressive DC shift in steps \( V_c/2 \) of is gives such that the inverter progressively moves through the 3-level, 4-level, 5-level, 6-level, 7-level and to 8-level operation. Fig.4(d) shows the reference wave corresponding to the maximum modulating signal. When the V/f control is used, these seven ranges of voltage amplitudes correspond to 7 ranges in frequency. Therefore the range (denoted by \( n = 1, 2, 3...7 \)) in which the frequency command falls can be used to determine the DC shift to be given to the reference waves and the reference waveforms can be represented by,

\[
V_a^* = V_m \sin wt + 0.2 V_m \sin 3wt + n V_c/2,
\]

(17)

\[
V_b^* = V_m \sin(wt - 2\pi/3) + 0.2 V_m \sin 3wt + n V_c/2,
\]

(18)

\[
V_c^* = V_m \sin(wt - 4\pi/3) + 0.2 V_m \sin 3wt + n V_c/2.
\]

(19)

When this SPWM scheme is employed, ‘inverter-A’ is clamped to zero level and ‘inverter-B’ is switched in three level mode to create the first three levels (L1, L2, L3), then ‘inverter-A’ is clamped to second level \((2/7)V_{dc}\) and ‘inverter-B’ is switched in 2-level mode to create the next two levels (L4, L5) and finally ‘inverter-A’ is clamped to its third level \((5/7)V_{dc}\) and ‘inverter-B’ is switched in 3-level mode to create the last three levels (L6, L7, L8). This results in the inverters, which has the higher DC bus voltage switching less frequently compared to the inverters having lower DC bus voltage.

![Fig.4(a). The carrier and the different regions in the multi carrier PWM](image1)

![Fig.4(b). The reference wave set for 2-level operation in the proposed SPWM](image2)

![Fig.4(c). The reference wave set for 3-level operation in the proposed SPWM](image3)
V. SIMULATION RESULTS AND DISCUSSION

The proposed scheme is simulated in open loop V/f control with multilevel carrier based SPWM using SIMULINK software in MATLAB environment. The respective DC-bus voltages are \((3/7)V_{dc}\), \((2/7)V_{dc}\), \((1/7)V_{dc}\) and \((1/7)V_{dc}\) for inverter-1, inverter-2, inverter-3 and inverter-4. This means that the DC-bus voltage of an equivalent conventional 2-level inverter drive is \(V_{dc}\). The speed reference is translated to the frequency and voltage commands maintaining V/f. depending upon the range in which the frequency command falls the reference waves are generated according to Eqn. (17), (18) and (19). The three reference waves are simultaneously compared with the carrier set and the level at which the instantaneous value of the reference wave exists is determined.

A DC-bus voltage \((V_{dc})\) of 700 volts is assumed for simulation studies. A load torque of 10 N-M is applied at 0.3sec. Fig.5 shows the motor phase voltage during 2-level operation. It may be noted that the inverter is operating in the 2-level mode. In this case ‘inverter-B’ is switched in the 2-level mode between \((2/7)V_{dc}\) and \((1/7)V_{dc}\) and ‘inverter-A’ is clamped to zero. Fig.6 shows the motor phase voltage during 3-level operation. The motor phase voltage \(V_{A2A4}\) in the next speed range i.e. in 3-level operation with ‘inverter-B’ switching in the 3-level mode between \((2/7)V_{dc}\), \((1/7)V_{dc}\) and zero and ‘inverter-A’ is still clamped to zero. Fig.7 shows the motor voltage waveform in the next speed range in the 4-level operation, with ‘inverter-A’ switching in the 2-level mode between zero and \((2/7)V_{dc}\) and ‘inverter-B’ switched in the 3-level mode. Fig.8 shows the motor voltage waveform for the 5-level operation, where the ‘inverter-A’ switched in the 2-level mode between zero and \((2/7)V_{dc}\) and the ‘inverter-B’ is switched in the 3-level mode. Fig.9 shows the motor voltage waveform in the 6-level operation in which the ‘inverter-A’ enters 3-level operation between \((5/7)V_{dc}\), \((2/7)V_{dc}\) and zero, and the ‘inverter-B’ switched in the 3-level mode between \((2/7)V_{dc}\), \((1/7)V_{dc}\) and zero. Fig.10 shows the motor voltage waveform in the 7-level operation. Fig.11 shows the motor voltage waveform in the 8-level operation.

It can be seen that the motor phase voltage during 8-level operation is very smooth and close to the sinusoid with lower THD. Fig.12a to Fig.12e show the phase voltage, transient phase current, steady state phase current, torque and speed of the motor during eight-level operation. Fig.13 shows the normalized harmonic spectrum of the motor phase voltage during 8-level operation. Fig.14 shows the decrease of total harmonic distortion (%THD) in the motor phase voltage as the number of levels increased.
Fig. 7. Motor phase voltage waveform during 4-level operation

Fig. 8. Motor phase voltage waveform during 5-level operation

Fig. 9. Motor phase voltage waveform during 6-level operation

Fig. 10. Motor phase voltage waveform during 7-level operation

Fig. 11. Motor phase voltage waveform during 8-level operation

Fig. 12a. Motor phase voltage during 8-level operation (with more number of cycles)

Fig. 12b. Transient motor phase current during 8-level operation

Fig. 12c. Steady state Motor phase current during 8-level operation
VI. Conclusion

Open-end winding induction motor fed by two 3-level inverters from both ends, results in voltage space phasor locations identical to a conventional 8-level inverter. The 3-level inverters used are realized by cascading two 2-level inverters. Comparing to the cascaded H-Bridge topology the present scheme employs a lower number of power supplies and switching devices. The proposed inverter does not experience neutral-point fluctuations and the DC-link capacitors carry only the ripple current as isolated DC supplies are used for all the DC links. The salient features of this scheme are:

- A multilevel carrier based PWM is only implemented for the drive topology for 8-level inverter, because of redundancy in switching states, the space vector modulation PWM is complex in identifying the appropriate switching state to minimize the harmonic content in the motor phase voltage waveform.
- This multilevel carrier based PWM eliminates the use of look up table approach to switch the appropriate space vector combination.
- The 8-level inverter offers improved motor phase voltage and phase current waveforms with low harmonic distortions than 5-level and 6-level inverter topologies.

The phase current is also near to sinusoidal and contains low THD. The motor torque reached steady state and responded for a change of load at 0.3 sec. The corresponding speed response is also presented and the speed reached the steady state. The motor exhibits good dynamic response. The phase voltage of eight-level operation contains lowest harmonics when compared to that of 2-level to 7-level operation. As the number of levels increased the %THD in the motor phase voltage decreased.
REFERENCES


K.Chandra Sekhar received his B.Tech degree in Electrical & Electronics Engineering from V.R.Siddartha Engineering College, Vijayawada, India in 1991 and M.Tech with Electrical Machines & Industrial Drives from Regional Engineering College, Warangal, India in 1994. From 1994 to 1995, he was the Design & Testing Engineer in Maitreya Electricals (P) Ltd. Vijayawada. From 1995 to 2000, he worked with Koneru Lakshmaiah College of Engineering as a Lecturer, since 2000, he has been with R.V.R & J.C.College of engineering as Assistant Professor. Presently he is a part-time research student at J.N.T.U College of Engineering, Hyderabad-500072, India, working towards his doctoral degree.

G.Tulasi Ram Das received his B.Tech degree in Electrical & Electronics Engineering from J.N.T.U college of Engineering, Hyderabad, India in 1983 and M.E with Industrial Drives & Control from O.U College of Engineering, Hyderabad, India in 1986. He Received the PhD, degree from the Indian Institute of Technology, Madras in India in 1996. He is having 20 years of teaching and research experience. He is currently Principal J.N.T.U College of Engineering, Hyderabad- 500 072, India. His Research interests are Power Electronics, Industrial Drives & FACTS Devices.